Initial Commit. STM32CUBEMX Projekt erstellt mit dem Pinout den fertigen Devboards.
This commit is contained in:
@@ -0,0 +1,173 @@
|
||||
/**
|
||||
******************************************************************************
|
||||
* @file stm32wbxx_ll_pwr.c
|
||||
* @author MCD Application Team
|
||||
* @brief PWR LL module driver.
|
||||
******************************************************************************
|
||||
* @attention
|
||||
*
|
||||
* Copyright (c) 2019 STMicroelectronics.
|
||||
* All rights reserved.
|
||||
*
|
||||
* This software is licensed under terms that can be found in the LICENSE file
|
||||
* in the root directory of this software component.
|
||||
* If no LICENSE file comes with this software, it is provided AS-IS.
|
||||
*
|
||||
******************************************************************************
|
||||
*/
|
||||
#if defined(USE_FULL_LL_DRIVER)
|
||||
|
||||
/* Includes ------------------------------------------------------------------*/
|
||||
#include "stm32wbxx_ll_pwr.h"
|
||||
#include "stm32wbxx_ll_bus.h"
|
||||
|
||||
/** @addtogroup STM32WBxx_LL_Driver
|
||||
* @{
|
||||
*/
|
||||
|
||||
#if defined(PWR)
|
||||
|
||||
/** @defgroup PWR_LL PWR
|
||||
* @{
|
||||
*/
|
||||
|
||||
/* Private types -------------------------------------------------------------*/
|
||||
/* Private variables ---------------------------------------------------------*/
|
||||
/* Private constants ---------------------------------------------------------*/
|
||||
|
||||
/** @defgroup PWR_LL_Private_Constants PWR Private Constants
|
||||
* @{
|
||||
*/
|
||||
/* Definitions of PWR registers reset value */
|
||||
#define PWR_CR1_RESET_VALUE (0x00000200)
|
||||
#define PWR_CR2_RESET_VALUE (0x00000000)
|
||||
#define PWR_CR3_RESET_VALUE (0x00008000)
|
||||
#define PWR_CR4_RESET_VALUE (0x00000000)
|
||||
#define PWR_CR5_RESET_VALUE (0x00004272)
|
||||
#define PWR_PUCRA_RESET_VALUE (0x00000000)
|
||||
#define PWR_PDCRA_RESET_VALUE (0x00000000)
|
||||
#define PWR_PUCRB_RESET_VALUE (0x00000000)
|
||||
#define PWR_PDCRB_RESET_VALUE (0x00000000)
|
||||
#define PWR_PUCRC_RESET_VALUE (0x00000000)
|
||||
#define PWR_PDCRC_RESET_VALUE (0x00000000)
|
||||
#define PWR_PUCRD_RESET_VALUE (0x00000000)
|
||||
#define PWR_PDCRD_RESET_VALUE (0x00000000)
|
||||
#define PWR_PUCRE_RESET_VALUE (0x00000000)
|
||||
#define PWR_PDCRE_RESET_VALUE (0x00000000)
|
||||
#define PWR_PUCRH_RESET_VALUE (0x00000000)
|
||||
#define PWR_PDCRH_RESET_VALUE (0x00000000)
|
||||
#define PWR_C2CR1_RESET_VALUE (0x00000000)
|
||||
#define PWR_C2CR3_RESET_VALUE (0x00008000)
|
||||
/**
|
||||
* @}
|
||||
*/
|
||||
|
||||
/* Private macros ------------------------------------------------------------*/
|
||||
/* Private function prototypes -----------------------------------------------*/
|
||||
|
||||
/* Exported functions --------------------------------------------------------*/
|
||||
/** @addtogroup PWR_LL_Exported_Functions
|
||||
* @{
|
||||
*/
|
||||
|
||||
/** @addtogroup PWR_LL_EF_Init
|
||||
* @{
|
||||
*/
|
||||
|
||||
/**
|
||||
* @brief De-initialize the PWR registers to their default reset values.
|
||||
* @retval An ErrorStatus enumeration value:
|
||||
* - SUCCESS: PWR registers are de-initialized
|
||||
* - ERROR: not applicable
|
||||
*/
|
||||
ErrorStatus LL_PWR_DeInit(void)
|
||||
{
|
||||
/* Apply reset values to all PWR registers */
|
||||
LL_PWR_WriteReg(CR1, PWR_CR1_RESET_VALUE);
|
||||
LL_PWR_WriteReg(CR2, PWR_CR2_RESET_VALUE);
|
||||
LL_PWR_WriteReg(CR3, PWR_CR3_RESET_VALUE);
|
||||
LL_PWR_WriteReg(CR4, PWR_CR4_RESET_VALUE);
|
||||
LL_PWR_WriteReg(CR5, PWR_CR5_RESET_VALUE);
|
||||
LL_PWR_WriteReg(PUCRA, PWR_PUCRA_RESET_VALUE);
|
||||
LL_PWR_WriteReg(PDCRA, PWR_PDCRA_RESET_VALUE);
|
||||
LL_PWR_WriteReg(PUCRB, PWR_PUCRB_RESET_VALUE);
|
||||
LL_PWR_WriteReg(PDCRB, PWR_PDCRB_RESET_VALUE);
|
||||
LL_PWR_WriteReg(PUCRC, PWR_PUCRC_RESET_VALUE);
|
||||
LL_PWR_WriteReg(PDCRC, PWR_PDCRC_RESET_VALUE);
|
||||
#if defined(GPIOD)
|
||||
LL_PWR_WriteReg(PUCRD, PWR_PUCRD_RESET_VALUE);
|
||||
LL_PWR_WriteReg(PDCRD, PWR_PDCRD_RESET_VALUE);
|
||||
#endif /* GPIOD */
|
||||
LL_PWR_WriteReg(PUCRE, PWR_PUCRE_RESET_VALUE);
|
||||
LL_PWR_WriteReg(PDCRE, PWR_PDCRE_RESET_VALUE);
|
||||
LL_PWR_WriteReg(PUCRH, PWR_PUCRH_RESET_VALUE);
|
||||
LL_PWR_WriteReg(PDCRH, PWR_PDCRH_RESET_VALUE);
|
||||
LL_PWR_WriteReg(C2CR1, PWR_C2CR1_RESET_VALUE);
|
||||
LL_PWR_WriteReg(C2CR3, PWR_C2CR3_RESET_VALUE);
|
||||
|
||||
/* Clear all flags */
|
||||
#if defined(PWR_CR3_E802A) && defined(PWR_CR5_SMPSEN)
|
||||
LL_PWR_WriteReg(SCR,
|
||||
LL_PWR_SCR_CC2HF
|
||||
| LL_PWR_SCR_CBLEAF
|
||||
| LL_PWR_SCR_CCRPEF
|
||||
| LL_PWR_SCR_C802AF
|
||||
| LL_PWR_SCR_C802WUF
|
||||
| LL_PWR_SCR_CBLEWUF
|
||||
| LL_PWR_SCR_CBORHF
|
||||
| LL_PWR_SCR_CSMPSFBF
|
||||
| LL_PWR_SCR_CWUF);
|
||||
#elif defined(PWR_CR3_E802A)
|
||||
LL_PWR_WriteReg(SCR,
|
||||
LL_PWR_SCR_CC2HF
|
||||
| LL_PWR_SCR_CBLEAF
|
||||
| LL_PWR_SCR_CCRPEF
|
||||
| LL_PWR_SCR_C802AF
|
||||
| LL_PWR_SCR_C802WUF
|
||||
| LL_PWR_SCR_CBLEWUF
|
||||
| LL_PWR_SCR_CWUF);
|
||||
#elif defined(PWR_CR5_SMPSEN)
|
||||
LL_PWR_WriteReg(SCR,
|
||||
LL_PWR_SCR_CC2HF
|
||||
| LL_PWR_SCR_CBLEAF
|
||||
| LL_PWR_SCR_CCRPEF
|
||||
| LL_PWR_SCR_CBLEWUF
|
||||
| LL_PWR_SCR_CBORHF
|
||||
| LL_PWR_SCR_CSMPSFBF
|
||||
| LL_PWR_SCR_CWUF);
|
||||
#else
|
||||
LL_PWR_WriteReg(SCR,
|
||||
LL_PWR_SCR_CC2HF
|
||||
| LL_PWR_SCR_CBLEAF
|
||||
| LL_PWR_SCR_CCRPEF
|
||||
| LL_PWR_SCR_CBLEWUF
|
||||
| LL_PWR_SCR_CWUF);
|
||||
#endif
|
||||
|
||||
LL_PWR_WriteReg(EXTSCR,
|
||||
LL_PWR_EXTSCR_CCRPF
|
||||
| LL_PWR_EXTSCR_C2CSSF
|
||||
| LL_PWR_EXTSCR_C1CSSF
|
||||
);
|
||||
|
||||
return SUCCESS;
|
||||
}
|
||||
|
||||
/**
|
||||
* @}
|
||||
*/
|
||||
|
||||
/**
|
||||
* @}
|
||||
*/
|
||||
|
||||
/**
|
||||
* @}
|
||||
*/
|
||||
#endif /* PWR */
|
||||
/**
|
||||
* @}
|
||||
*/
|
||||
|
||||
#endif /* USE_FULL_LL_DRIVER */
|
||||
|
||||
Reference in New Issue
Block a user